Computer Organization & Architecture (3140707) MCQs

MCQs of Pipeline And Vector Processing

Showing 21 to 30 out of 40 Questions
1 2 3 4
21.
Delayed load & Delayed branch can be solutions of pipeline conflict in which two pipelines?
(a) Instruction pipeline & Arithmetic pipeline
(b) RISC pipeline & Instruction pipeline
(c) RISC pipeline & Arithmetic pipeline
(d) Only RISC pipeline
Answer:

Option (b)

22.
Which is one of the major characteristics of RISC in concept of pipelining?
(a) Overlapped register window
(b) Few addressing modes
(c) Single-cycle instruction execution
(d) Hardwired control
Answer:

Option (c)

23.
Which of the following is not valid segment of three-stage instruction pipeline in RISC?
(a) F
(b) A
(c) E
(d) I
Answer:

Option (a)

24.
Which operation is not performed by E segment in three-segment instruction pipeline?
(a) It transfers the output of the ALU to destination register.
(b) It transfers the effective address to a data memory.
(c) It performs an operation for a data manipulation instruction.
(d) It transfers the branch address to PC.
Answer:

Option (c)

25.
Which operation is not performed by A segment in three-segment instruction pipeline?
(a) It performs an operation for a data manipulation instruction.
(b) It evaluates the effective address for load or store instruction.
(c) It calculates the branch address for a program control instruction.
(d) It transfers the output of the ALU to destination register.
Answer:

Option (d)

26.
The conflict observed in following program is?
Load R1
Load R2
Add R1, R2
Store R3
(a) Resource conflicts
(b) Data dependency
(c) Branch difficulties
(d) No conflict
Answer:

Option (b)

27.
In delayed load, if the compiler cannot find a useful instruction to put after the load, it inserts ______ instruction.
(a) HLT
(b) END
(c) NOP
(d) WAIT
Answer:

Option (c)

28.
What is the solution of branch difficulties generated in following program?
Load R1
Increment R2
Add R3, R4
Subtract R6, R5
Branch X
(a) Compiler inserts two nop instructions
(b) Compiler rearranges by placing Add & Subtract instructions after branch
(c) Compiler uses delayed load after Load instruction
(d) Both A & B
Answer:

Option (d)

29.
Which solution of branch difficulties is mostly used in RISC computers?
(a) Delayed branch
(b) BTB
(c) Loop buffer
(d) Branch prediction
Answer:

Option (a)

30.
Which is used in the field of Medical diagnosis, Seismic data analysis & Image processing?
(a) Scalar processing
(b) Vector processing
(c) RISC pipeline
(d) All of above
Answer:

Option (b)

Showing 21 to 30 out of 40 Questions
1 2 3 4